High-density via RRAM cell with multi-level setting by current compliance circuits
© 2024. The Author(s)..
In this work, multi-level storage in the via RRAM has been first time reported and demonstrated with the standard FinFET CMOS logic process. Multi-level states in via RRAM are achieved by controlling the current compliance during set operations. The new current compliance setting circuits are proposed to ensure stable resistance control when one considers cells under the process variation effect. The improved stability and tightened distributions on its multi-level states on via RRAM have been successfully demonstrated.
| Medienart: |
E-Artikel |
|---|
| Erscheinungsjahr: |
2024 |
|---|---|
| Erschienen: |
2024 |
| Enthalten in: |
Zur Gesamtaufnahme - volume:19 |
|---|---|
| Enthalten in: |
Discover nano - 19(2024), 1 vom: 25. März, Seite 54 |
| Sprache: |
Englisch |
|---|
| Beteiligte Personen: |
Hsieh, Yu-Cheng [VerfasserIn] |
|---|
| Links: |
|---|
| Themen: |
|---|
| Anmerkungen: |
Date Revised 28.03.2024 published: Electronic Citation Status PubMed-not-MEDLINE |
|---|
| doi: |
10.1186/s11671-023-03881-x |
|---|
| funding: |
|
|---|---|
| Förderinstitution / Projekttitel: |
|
| PPN (Katalog-ID): |
NLM370161750 |
|---|
| LEADER | 01000caa a22002652 4500 | ||
|---|---|---|---|
| 001 | NLM370161750 | ||
| 003 | DE-627 | ||
| 005 | 20240329000939.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 240326s2024 xx |||||o 00| ||eng c | ||
| 024 | 7 | |a 10.1186/s11671-023-03881-x |2 doi | |
| 028 | 5 | 2 | |a pubmed24n1353.xml |
| 035 | |a (DE-627)NLM370161750 | ||
| 035 | |a (NLM)38526608 | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 100 | 1 | |a Hsieh, Yu-Cheng |e verfasserin |4 aut | |
| 245 | 1 | 0 | |a High-density via RRAM cell with multi-level setting by current compliance circuits |
| 264 | 1 | |c 2024 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a ƒaComputermedien |b c |2 rdamedia | ||
| 338 | |a ƒa Online-Ressource |b cr |2 rdacarrier | ||
| 500 | |a Date Revised 28.03.2024 | ||
| 500 | |a published: Electronic | ||
| 500 | |a Citation Status PubMed-not-MEDLINE | ||
| 520 | |a © 2024. The Author(s). | ||
| 520 | |a In this work, multi-level storage in the via RRAM has been first time reported and demonstrated with the standard FinFET CMOS logic process. Multi-level states in via RRAM are achieved by controlling the current compliance during set operations. The new current compliance setting circuits are proposed to ensure stable resistance control when one considers cells under the process variation effect. The improved stability and tightened distributions on its multi-level states on via RRAM have been successfully demonstrated | ||
| 650 | 4 | |a Journal Article | |
| 650 | 4 | |a MLC | |
| 650 | 4 | |a NVM | |
| 650 | 4 | |a RRAM | |
| 700 | 1 | |a Lin, Yu-Cheng |e verfasserin |4 aut | |
| 700 | 1 | |a Huang, Yao-Hung |e verfasserin |4 aut | |
| 700 | 1 | |a Chih, Yu-Der |e verfasserin |4 aut | |
| 700 | 1 | |a Chang, Jonathan |e verfasserin |4 aut | |
| 700 | 1 | |a Lin, Chrong-Jung |e verfasserin |4 aut | |
| 700 | 1 | |a King, Ya-Chin |e verfasserin |4 aut | |
| 773 | 0 | 8 | |i Enthalten in |t Discover nano |d 2023 |g 19(2024), 1 vom: 25. März, Seite 54 |w (DE-627)NLM352299231 |x 2731-9229 |7 nnns |
| 773 | 1 | 8 | |g volume:19 |g year:2024 |g number:1 |g day:25 |g month:03 |g pages:54 |
| 856 | 4 | 0 | |u http://dx.doi.org/10.1186/s11671-023-03881-x |3 Volltext |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a GBV_NLM | ||
| 951 | |a AR | ||
| 952 | |d 19 |j 2024 |e 1 |b 25 |c 03 |h 54 | ||